

# Nirvana 13 UMA Schematics Document

**Sandy Bridge  
Intel PCH**

**2011-01-18**

**REV : A00**

*DY :None Installed*

*10mW: External circuit for 10mW solution installed.*

*BT: Stand alone BT Module.*

*GSENSOR\_ADI: Stuff for ADI G-Sensor.*

*VCCSA\_PWM: Stuff for VCCSA PWM solution.*

*VCCSA\_LDO: Stuff for VCCSA LDO solution.*

*P2800A1: Stuff for P2800EA1*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover**

Size  
A3

Document Number

**Nirvana 13**

Rev

**A00**

Date: Tuesday, January 18, 2011

Sheet 1 of 103




Nirvana 13 UMA Block Diagram  
(6 layers)

<http://faqp.ru/>

Project Code: 91.4ID01.001  
PCB P/N :10261  
Revision :-1

PCB LAYER		CPU DC/DC	
UMA		VT1316+VT1317	42
L1:Top L2:VCC L3:Signal L4:Signal L5:GND L6:Bottom	INPUTS	OUTPUTS	
	5V_S5	VCC_CORE	
	SYSTEM DC/DC		
	VT1316+VT1317		44
	INPUTS	OUTPUTS	
	5V_S5	VCC_GFXCORE	
	SYSTEM DC/DC		
	TPS51461/APL5916		48
	INPUTS	OUTPUTS	
	5V_S5	OD85V_S0	
	SYSTEM DC/DC		
	TPS51216		46
	INPUTS	OUTPUTS	
	DCBATOUT	1D5V_S3 OD75V_S0 DDR_VREF_S3	
	SYSTEM DC/DC		
	TPS51218		45
	INPUTS	OUTPUTS	
	DCBATOUT	1D05V_VTT	
	TI CHARGER		
	BQ24745		40
	INPUTS	OUTPUTS	
	+DC_IN_S5 +PBATT	DCBATOUT	
	SYSTEM DC/DC		
	TPS51427		41
	INPUTS	OUTPUTS	
	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5	
	SYSTEM DC/DC		
	TPS51311		47
	INPUTS	OUTPUTS	
	3D3V_S5	1D8V_S0	
	Switches		36
	INPUTS	OUTPUTS	
	1D5V_S3	1D5V_S0	
	5V_S5	5V_S0	
	3D3V_S5	3D3V_S0	





Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Enable when Pull-up.
INIT3_3V#	Weak internal pull-up. This signal should not be pulled low. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
INTVRMEN	<b>Integrated 1.05 V VRM Enable / Disable</b> Integrated 1.05 V VRMs is enabled when high. This signal should always be pulled high
DF_TVS	<b>DMI and FDI Tx/Rx Termination Voltage</b> Weak internal pull-down. It needs to be connected to PROC_SELECT with a 1K±5% pull-up resistor to PCH VCCPNAND rail and a 4.7K±5% series resistor.
SATA1GP /GPIO19	<b>Boot BIOS Strap bit 0</b> This signal has a weak internal pull-up. Note: This field determines the destination of accesses to the BIOS memory range. This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC
HDA_SDO	Signal has a weak internal pull-down. Default: the security measures defined in the Flash Descriptor will be in effect. Pull-up: the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing or debug environments ONLY.
HDA_SYNC	<b>On-Die PLL Voltage Regulator Voltage Select</b> This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform.
GPIO15	<b>TLS Confidentiality</b> Low - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: A strong pull-up may be needed for GPIO functionality
DSWVRMEN	<b>Deep S4/S5 Well On-Die Voltage Regulator Enable</b> This signal enables the internal Deep Sleep 1.05 V regulators. This signal must be always pulled-up to VccRTC.
GPIO28	<b>On-Die PLL Voltage Regulator</b> This signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail.

USB Table

PCIE Routing

LANE1	X
LANE2	LAN (I/O Board)
LANE3	Mini Card2(WWAN)
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	X
1	ESATA / USB COMBO
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	0
CFG[4]	<b>Display Port Presence strap</b>	Disabled - No Physical Display Port attached to Embedded Display Port. Enabled - An external Display Port device is connectd to the Embedded Display Port	1
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC GFXCORE	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses		HURON RIVER ORB	
Device	Ref Des	Address	Hex Bus
EC SMBus 1 Battery Capacity Board			KBC_SDA1/KBC_SCL1 KBC_SDA1/KBC_SCL1
EC SMBus 2 PCH MMX LCD Thermal Sensor			KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2
PCH SMBus CK505 Clock Generator SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Table of Content**

Size A3	Document Number	Rev
	<b>Nirvana 13</b>	<b>A00</b>
Date: Wednesday, December 22, 2010	Sheet 3	of 103



SSID = CPU

http://aqp.ru/

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:  
Lane reversal does not apply to FDI sideband signals.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.


NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.






NOTE.  
If PEG is not implemented, the RX&TX pairs can be left as No Connect



**SSID = CPU**



Disabling Guidelines:  
If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through  
1K +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP  
through 1K +/- 5% resistor. power (~15 mW) may be  
wasted.



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 2/7(THERMAL/CLOCK/PM)


Size	Document Number	Rev
	<b>Nirvana 13</b>	<b>A00</b>

Date: Tuesday, January 18, 2011 Sheet 5 of 103



SSID = CPU

<http://faqp.ru/>








<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU 3/7(DDR)			
Size	Document Number		Rev
	Nirvana 13		A00
Date:	Tuesday, January 18, 2011	Sheet 6 of	103













20101231 A00:  
Merge R906,R907 to RN902 100 ohm array resistor.  
20110113 A00:  
Change RN901 to 100 ohm 1% (66.10156.04L).  
20110113 A00:  
Swap RN902 base on swap report.

**SSID = CPU**

VAXG Output Decoupling Recommendation:  
2 x 470 uF at Bottom Socket Edge  
2 x 22 uF at Top Socket Cavity  
4 x 22 uF at Top Socket Edge  
2 x 22 uF at Bottom Socket Cavity  
4 x 22 uF at Bottom Socket Edge

## POWER

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A



VAXG\_SENSE (42)  
VSSAXG\_SENSE (42)  
VSS\_AXG\_SENSE (42)


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width


AL1 +V\_SM\_VREF\_CNT <<< +V\_SM\_VREF\_CNT (37)

Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.

**PROCESSOR VDDQ: 10A**




**PROCESSOR VCCSA: 6A**



VCCSA Output Decoupling Recommendation:  
1 x 330 uF  
2 x 10 uF at Bottom Socket Cavity  
1 x 10 uF at Bottom Socket Edge

**Removed DIS\_ONLY Disable Resistor.  
R904,R905,R901,R903**

Disabling Guidelines for External Graphics Designs:  
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.  
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:  
1 x 330 uF  
2 x 1 uF  
1 x 10 uF

<Core Design>



**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>CPU 6/7(VCC GFX CORE)</b>		
Size	Document Number	Rev	A00
<b>Nirvana 13</b>			
Date:	Tuesday, January 18, 2011	Sheet	9 of 103



SSID = CPU

<http://faqp.ru/>



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU 7/7(VSS)**

Size Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010 Sheet 10 of 103

Rev  
**A00**



(Blanking)

Remove the XDP connector for space saving 6/28

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***XDP***

Size  
A3

Document Number  
**NIRVANA 13**

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 11 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 12 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**


Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 13 of 103

**Reserved**












3  
<http://faqp.ru/>

SSID = MEMORY



**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



**Layout Note:**  
Place these Caps near  
SO-DIMMB.

PART NUMBER	Height	TYPE
62.10017.P41	5.2mm	




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 16 of 103











**SSID = PCH**

### USB 2.0 Overcurrent Pin Default Usage




Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GN1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




<http://faqp.ru/>




OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)

### USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
Q0D#	Port 2, Port 1	Q0I#	Port 8, Port 9
Q0L#	Port 2, Port 3	Q0S#	Port 10, Port 11
Q0E#	Port 4, Port 5	Q0C#	Port 12, Port 13
Q0C#	Port 6, Port 7	Q0T#	Not Used



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



2x USB Ext. port 1 (HS)  
x External debug port use on Huron river platform

## USB Table

Pair	Device
0	X
1	E-SATA / USB Combo
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

<Core Design>




Title			
<b>PCH 2/9(PCI/USB/NVRAM)</b>			
Size	Document Number	Rev	
	<b>Nirvana 13</b>		<b>A00</b>
Date:	Tuesday, January 18, 2011	Sheet	18 of 103



**SSID = PCH**

(4) DMI\_RXN[3:0] <<<< <<<<  
 (4) DMI\_RXP[3:0] <<<< <<<<  
 (4) DMI\_TXN[3:0] <<<< <<<<  
 (4) DMI\_TXP[3:0] <<<< <<<<

Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 mils and  
 routing length less than 500  
 mils.  
 DMI\_IRCOMP keep W=4 mils and  
 routing length less than 500  
 mils.



PCH1C

**Cougar Point**


3 OF 10

DMI

FDI

System Power Management

COUGAR-GP-U2-NF




VccDSW3\_3  
 DPWROK  
 VccSUS3\_3  
 RSMRST#

**For platforms not supporting Deep S4/S5**

- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP\_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWDRNACK/GPIO30

DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled



&lt;Core Design&gt;




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>PCH 3/9(DM I/FDI/PM)</b>		
Size	Document Number <b>Nirvana 13</b>	Rev <b>A00</b>
Date: Tuesday, January 18, 2011	Sheet 19 of 103	








**SSID = PCH**





- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.










**HDA\_SYNC:** This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.









Note:  
For PCH debug with XDP, need to NO STUFF R2218



[VRAM\_SIZE1:VRAM\_SIZE2]  
LL=512M / HL=1G / LH=2G


PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20KΩ  
 ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
 DISABLED -- LOW (R2212 STUFFED)



**TS Signal Disable Guideline:**  
**TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4**  
 should not float on the motherboard. They should  
 be tied to GND directly.

	GSENSOR_ADI	GSENSOR_ST
R2205	DY	10K
R2206	100K	DY



FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT]  LOW (R2211)- ENABLED

GPIO8 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH 6/9(GPIO/CPU)**

Size

Document Number	
-----------------	--

**Nirvana 13**

Rev

Date: Tuesday, January 18, 2011

Sheet 22

of 103






(\*\*) - When the control signal is low, the switch is "on".



20101224 A00:  
0402 0R pad: R2404,R2405.



DELL



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>PCH 8/9(Power2)</b>			
Size	Document Number	Rev	
	<b>Nirvana 13</b>	<b>A00</b>	
Date:	Friday, December 24, 2010	Sheet	24 of 103



SSID = PCH

<http://faqp.ru/>



<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				<b>PCH 9/9(VSS)</b>			
Size	Document Number			Rev			
			<b>Nirvana 13</b>			<b>A00</b>	
Date:	Wednesday, December 22, 2010			Sheet	25	of 103	




(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 26 of 103



SSID = KBC




### ***ROSA Multi GPIO setting***



**NOTES:**  
Please make sure there's no pull-down resistor on USB\_PWR\_EN#,AC\_PRESENT,E51\_TXD.

PCB VERSION (MDP/PCB%)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	20.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

**NOTES:**  
The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and can be connected directly to the LEDs.




### «Core Design:





SSID = Thermal

# Thermal sensor P2800




Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.

2. System Sensor, Put on palm rest



1. H/W T8 Shutdown

74.02800.A71




Note:  
The original 0.1uF capacitor for P2800EA1 design must be REMOVED on the ADJ pin of P2800EB0

## Fan controller




RSET = 0.0012T 2 — 0.9308T + 96.147

T=87 ; RSET=24.25ohm





<http://faqp.ru/>





(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 30 of 103

**Reserved**



(Blanking)



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number		Rev
A3	<b><i>Nirvana 13</i></b>		<b><i>A00</i></b>
Date:	Wednesday, December 22, 2010	Sheet	31 of 103



SSID = SDIO

<http://faqp.ru/>



PIN	TYPE	FUNCTION	RTS5138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DATA3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DATA2	SP8
14	MemoryStick	MS-DATA0	SP9
15	MemoryStick	MS-DATA1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/-B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WP	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WP(SW)	SP1


The maximum range of the PMOS output current

1. xD-Picture Card: 250mA
2. SD/MMC Card: 250mA
3. MS/MSPRO/Duo-HG: 250mA

#### POWER TRACE

1. RTS5138: pin 4 (3V3\_IN) trace fixed width is 30 mils (minimum).
2. RTS5138: pin 5 (CARD\_3V3) trace fixed width is 30 mils (minimum).
3. RTS5138: pin 6 (V18) trace fixed width is 12 mils (minimum).  
Keep the trace routing lengths as short as possible.
4. RTS5138: pin 1(RREF) trace fixed width is 12 mils (minimum).
5. RTS5138: pin 1(RREF) trace must far away 48MHz clock trace.
6. De-coupling and Bulk capacitor should place near to RTS5138 chip and Combo Socket.
7. It is recommended that use of ferrites bead on power trace.
8. Via size: Pad  $\geq 32$  mils, Finished hole  $\geq 16$  mils.

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance ( $Z_{diff}$ ) is 90 $\Omega \pm 10\%$



20101227 A00:  
Change R3210, R3211 to 0R 0402 pad.  
20100104 A00:  
Remove TR3201.


<Core Design>

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>Card Reader RTS5138</b>			
Size A3	Document Number <b>Nirvana 13</b>	Rev <b>A00</b>	
Date: Tuesday, January 18, 2011	Sheet 32 of 103		



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*


Size	Document Number	Rev
A3	<b>Nirvana 13</b>	<b>A00</b>

Date:	Wednesday, December 22, 2010	Sheet	33	of	103
-------	------------------------------	-------	----	----	-----



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


Size	Document Number	Rev
A3	<b>Nirvana 13</b>	<b>A00</b>

Date:	Wednesday, December 22, 2010	Sheet	34	of	103
-------	------------------------------	-------	----	----	-----





(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	<b>Nirvana 13</b>	Rev <b>A00</b>
Date:	Wednesday, December 22, 2010	Sheet	35 of 103




SSID = Reset.Suspend




SSID = Reset.Suspend

Run Power




<Core Design>






**5 S3 Power Reduction**




**Close to CPU**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**




SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic


**Close to DIMM**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**




**Close to CPU**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>S3 Power Reduction</i></b>			
Size A3	Document Number <b><i>Nirvana 13</i></b>	Rev <b><i>A00</i></b>	
Date: Tuesday, January 18, 2011	Sheet 37	of	103






<Core Design>







SSID = Charger



«Core Design:



20101230 A00:  
Change FR4103,FR4104 to OR0805 short pad.

20110118 A00:  
Remove PU4101,PU4106 and add PT4105 100uF at PWR\_DCBATOUT\_5V3D3V.

20101230 A00:  
Change PR4106 to CR0603 short pad.

3D3V\_PWR 3D3V\_S5 20110110 A00:  
Change PG4118,PG4120,PG4123,PG4101,PG4127,PG4130,PG4132,PG4134 to ZZ.CLOSE.001.

Design Current = 7.4A  
11.6A < OCP < 13.7A

$$V_{REFIN2} = V_{REF2} * PR4109 / (PR4109 + PR4105)$$

$$V_{out}(3.3V) = V_{REFIN2} * (1 + R1/R2)$$

**Connect REFIN2 to V5FILT for fixed 3.3V operation**

```
20110110 A00:
Add PT4104 47uF.
20110112 A00:
Change PT4104 to 100uF.
```

Design Current =  
25.1A < OCP < 29.3A


**Connect VFB1to GND for fixe 5V ooperation**

<b>SKIPSEL</b>	<b>GND</b>	<b>FLOAT/VREF2</b>	<b>V5IN</b>
<b>Mode</b>	<b>Auto Skip</b>	<b>OOA</b>	<b>PWM Only</b>


  

<b>TONSEL</b>	<b>GND</b>	<b>VREF2 or Float</b>	<b>V5FILT</b>
<b>Ch1</b>	<b>400 kHz</b>	<b>400 kHz</b>	<b>200 kHz</b>
<b>Ch2</b>	<b>500 kHz</b>	<b>300 kHz</b>	<b>300 kHz</b>















<Core Design>



Title		VT1316+1317 AXG CORE(3/3)	
Size	Document Number	Rev	
A3	Nirvana 13	A00	
Date:	Tuesday, January 18, 2011	Sheet	44 of 103



# TPS51218 for 1D05V\_VTT



<Core Design>




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
TPS51218 1D05V VTT				
Size	Document Number			Rev
A3	Nirvana 13			A00
Date:	Tuesday, January 18, 2011	Sheet	45 of	103




SSID = PWR.Plane.Regulator\_1p5v0p75v






Title			
<b>TPS51311 +1.8V RUN</b>			
Size A3	Document Number		Rev
	<b>Nirvana 13</b>		<b>A00</b>
Date:	Tuesday, January 18, 2011	Sheet 47 of	103





VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

## ***APL5916 for VCCSA***



$$V_{out} = 0.8 * (1 + R1/R2)$$

VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V




SSID = VIDEO

http://faqp.ru/


SSID = VIDEO

LCD POWER for ROSA



## LVDS CONNECTOR



20101227 A00:  
Change R4908, R4909, R4903, R4910, R4913-R4916  
R4917, R4918 to OR 0402 pad.  
20110111 A00:  
Change R4908, R4909, R4903, R4910, R4913-R4916  
R4917, R4918 to OR 0402 resistors.



For EMI request  
Close to LVDS connector



20100104 A00:  
Remove TR4902.


<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.





File		
<b>LCD/Inverter Connector</b>		
Size	Document Number	Rev
A3	<b>Nirvana 13</b>	<b>A00</b>
Date: Tuesday, January 18, 2011	Sheet 49 of	103

## CAMERA and DIGITAL MIC PIN DEFINE!

Pin No.	Name	Pin Type	Function Description
1	Blow_Lamp	PAW	Cable Connection Detection
2	D+	Data Pin	USB Data transmission
3	D-	Data Pin	USB Data transmission
4	USB+3.3V	Power Pin	Power Supply
5	DMIC_CLK	Data Pin	Digital MIC CLOCK
6	DMIC_GND	GND	Digital MIC GND
7	DMIC_DATA	Data Pin	Digital MIC DATA
8	GND	GND	System Ground









## CRT DDCDATA & DDCCLK level shift

## CRT Hsync & Vsync level shift



20101231 A00:  
Change R5004, R5005 to RN5001 33 ohm array resistor.







## SSID = VIDEO

## HDMI Level Shifter & CONNECTOR

<http://faqp.ru/>

**Removed LEVEL SHIFTER base on DELL feedback spec.  
(No support 220MHZ deep color mode, so can be removed  
HDMI LEVEL SHIFTER circuit.**






20110111 A00:  
Change R5101-R5108 to 0 ohm array resistors RN5102-RN5105.

20100723 Swap RN5106 and RN5107 base in the swap report.

suggestion to stuff 680-ohm for UMA.

**HDMI CONN**

**Removed HDMI\_IN# CIRCUIT  
connect to KBC GPIO.**




```
20101224 A00:
Change RN5117 to 0402 0 ohm pad.
21101111 A00:
Change RN5117 to 0 ohm resistor.
20110118 A00:
Remove RN5117 for PCH_HDMI_CLK and PCH_HDMI_DATA.
```

**Already PH on PCH side.(RN1706)**



### Routing Guidelines:

**CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI I

Size A3	Document Number <b>Nirvana 13</b>
------------	--------------------------------------

Rev	<b>A00</b>
-----	------------

Date: Tuesday, January 18, 2011

Sheet 51 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 52 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>LVDS Switch</i></b>			
Size	Document Number		Rev
A3	<b><i>Nirvana 13</i></b>		<b><i>A00</i></b>
Date:	Wednesday, December 22, 2010		Sheet 53 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 54 of 103


**Reserved**



SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.




<Core Design>




# SATA HDD Connector


**SSID = SATA**




## ODD Connector




SUPPORT ZERO SATA ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON




## SATA Zero Power ODD






SSID = ESATA

## USB CHARGER



Switch Control Bit:  
CB=0 (AM):auto detection charger identification active.  
CB=1 (PM):connect DP/DM to TDP/TDM.



## ESATA CONN



(21) SATA\_TXP5  
(21) SATA\_TXN5

(21) SATA\_RXP5  
(21) SATA\_RXN5

close to ESATA1




<Core Design>




SSID = AUDIO

<http://faqp.ru/>


## Speaker Connector



## LINE OUT



## MIC IN



<Core Design>




(Blanking)



SSID = Flash.ROM

## SPI FLASH ROM (4M byte) for PCH




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINDBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25P32.C01	NUMONYX	M25PX32-VMW6F


### Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch



SSID = RBATT



<Core Design>

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Flash/RTC</b>			
Size A3	Document Number	Rev	
	<b>Nirvana 13</b>	<b>A00</b>	
Date: Tuesday, January 18, 2011	Sheet 60	of	103




SSID = USB

<http://faqp.ru/>

Close to ESATA Combo connector

USB POWER SW  
Main G547F2P81U-GP P/N:74.00547.A79




<Core Design>

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB2.0 Power SW</b>			
Size	Document Number		Rev
	<b>Nirvana 13</b>		<b>A00</b>
Date:	Tuesday, January 18, 2011	Sheet	61 of 103



# 1V\_USB30 LDO

20101227 A00:  
Change R6205 to 0R 0402 pad.  
20101228 A00:  
VGA\_TSTRM change to USB\_PWR\_EN.  
20101229 A00:  
Remove R6205, R6201 and rename USB3\_PWR\_ON from USB\_PWR\_EN.



USB3.0 Host	RT (R6202)	RB (R6203)	VOUT
NEC	2.37k ohm (64.23715.6DL)	7.5k ohm (64.75015.6DL)	1.05V
TI	11.8k ohm (64.11825.6DL)	30.9k ohm (64.30925.6DL)	1.1V

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB 3.0 Port**

Size  
A3

Document Number

**Nirvana 13**

Rev

**A00**

Date: Tuesday, January 18, 2011





Sheet 62 of 103



SSID = User.Interface

<http://faqp.ru/>

## Bluetooth Module



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Bluetooth**

Size  
A4

Document Number




**Nirvana 13**

Rev  
**A00**


Date: Tuesday, January 18, 2011

Sheet 63 of 103






<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Finger Printer Conn</b>			
Size A4	Document Number <b>Nirvana 13</b>		Rev <b>A00</b>
Date: Tuesday, January 18, 2011		Sheet 64 of	103



SSID = Wireless

# Mini Card Connector(802.11a/b/g/n)



<Core Design>




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINICARD(WLAN)/ITP CONN
Size	Document Number	Rev	A00
A3	Nirvana 13		
Date:	Tuesday, January 18, 2011	Sheet	65 of 103




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number		Rev
A3	<b><i>Nirvana 13</i></b>		<b><i>A00</i></b>
Date:	Wednesday, December 22, 2010		Sheet 66 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Nirvana 13</b>		Rev <b>A00</b>
Date: Wednesday, December 22, 2010		Sheet 67	of 103





SSID = User.Interface


http://faqp.ru/

### Power LED (White)


### LED BD Connector




### SATA HDD LED (White)







### Battery LED1 (White)




### Battery LED2 (Amber)




### WLAN LED (White)



### TPLOCK LED



### Power button LED (White)






SSID = KBC


## Internal KeyBoard Connector

PIN No.	Description
1	Diag_Loop=GPIO_1(TPC)
2	KSI[7] = KBD S8
3	KSI[6] = KBD S7
4	KSI[4] = KBD S5
5	KSI[2] = KBD S3
6	KSI[5] = KBD S6
7	KSI[1] = KBD S2
8	KSI[3] = KBD S4
9	KSI[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	CapsLock LED
28	N/C
29	N/C
30	GND




## KB Backlight Connector


MB CONN. (FFC)	
Pin 1	+5V_KB_BL
Pin 2	KB_LED_DET_C
Pin 3	NC
Pin 4	KB_BL_CTRL#



## CAP LED CONTROL



## TouchPad LOCKED



### Touch Pad CN1 CONN. (FFC)


Pin 1	5V_S0
Pin 2	TPCLK
Pin 3	TPDATA
Pin 4	GND

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Key Board/Touch Pad/Media Board**  
Size: A3 Document Number: **Nirvana 13** Rev: **A00**  
Date: Tuesday, January 18, 2011 Sheet: 69 of 103





## <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## ***Hall Sensor***

Size  
A4

Document Number

**Nirvana 13**

Rev


**A00**

Date: Tuesday, January 18, 2011

Sheet	70	of	103
-------	----	----	-----

103





<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug CONN**

Size  
A4

Document Number

**Nirvana 13**

Rev  
**A00**

Date: Tuesday, January 18, 2011

Sheet 71 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 72 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010


Rev  
**A00**

Sheet 73 of 103



**Reserved**



SSID = SDIO




### ***SD/XD/MS/MMC+ Card Reader***



**20.10129.001**

**2nd = 20.10135.001**

For EMI Reserved



PIN	TYPE	FUNCTION	RTS5138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DATA3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DATA2	SP8
14	MemoryStick	MS-DATA0	SP9
15	MemoryStick	MS-DATA1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WP	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WP(SW)	SP1

### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CARD Reader CONN**

Size

Document Number
-----------------

**Nirvana 13**

Rev

Date: Tuesday, January 18, 2011

Sheet 74 of 103



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 75 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


Size	Document Number	Rev
A3	<b>Nirvana 13</b>	<b>A00</b>

Date:	Wednesday, December 22, 2010	Sheet	76	of	103
-------	------------------------------	-------	----	----	-----



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Nirvana 13**


Rev  
**A00**

Date: Wednesday, December 22, 2010Sheet 77 of 103



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 78 of 103

**Reserved**



SSID = User.Interface


# Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

For ADI G-sensor : R7901 is required.  
For ST G-sensor : R7901 need DY

09/0422  
(#1) Just pull +3.3V\_RUN ~ Ref. Rothschild  
(#2) FAE/ DY is ok, chip internal pull-up resistors  
(#3) From spec, Slave Address(SAD) is 001110xb  
Pull HIGH SAD is 0011101b  
Pull GND SAD is 0011100b



Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number		Rev
A3	<b><i>Nirvana 13</i></b>		<b><i>A00</i></b>
Date:	Wednesday, December 22, 2010		Sheet 80 of 103




(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 81 of 103



IO Board CONN 80 pin



## Media Button Board Connector



### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A

Document Number
-----------------

### IO Board Connector

ment Number  
***Nirvana 13***

Rev	<b>A00</b>
-----	------------

Date: Tuesday, January 18, 2011

Sheet 82 of 103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
<b>A3</b>	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 83 of 103



(Blanking)

**<Core Design>**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

Size	Document Number
------	-----------------

**Nirvana 13**

Rev

Rev  
**A00**


Date: Wednesday, December 22, 2010

Sheet 84 of 103



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A3	Document Number <b>Nirvana 13</b>		Rev <b>A00</b>
Date: Wednesday, December 22, 2010	Sheet	85 of	103



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Reserved	
Size A3	Document Number <b>Nirvana 13</b>		Rev <b>A00</b>
Date: Wednesday, December 22, 2010	Sheet	86 of	103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size

**A3**

Document Number

*Nirvana 13*

Date: Wednesday, December 22, 2010

Rev

**A00**

Sheet 87 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
**A3**

Document Number  
**Nirvana 13**

Rev  
**A00**

Date: Wednesday, December 22, 2010

Sheet 88 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
***Reserved***  
***Nirvana 13***

Date: Wednesday, December 22, 2010

Rev  
**A00**

Sheet 89 of 103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size

A3

Document Number

***Nirvana 13***

Date: **Wednesday, December 22, 2010**

Rev

***A00***

Sheet

90

 of 

103



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Nirvana 13**

Rev  
**A00**

Date: Wednesday, December 22, 2010Sheet 91 of 103

**Reserved**




(Blanking)



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A3

Document Number

**Nirvana 13**

Date: **Wednesday, December 22, 2010**

Rev

**A00**

Sheet **93** of **103**



(Blanking)



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 95 of 103




(Blanking)



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Nirvana 13</b>		<b>A00</b>
Date:	Wednesday, December 22, 2010		Sheet 96 of 103






## EMI Request



## RF Request



## <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **UNUSED PARTS/EMI Capacitors**

Size  
A3

Document Number **Mir**

Rev	400
-----	-----

Date: Tuesday, January 18, 2011

Sheet 9


of

103



<http://faqp.ru/>

red word: KBC GPIO



VSRIF\_Sus must be powered up before VccSus1\_3, or after VccSus1\_3 within 0.7 V. Also, VSRIF\_Sus must power down after VccSus1\_3, or before VccSus1\_3 within 0.7 V.

Not floating

sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ns de-bounce on its input.

VSREF must be powered up before Vcc1\_3, or after Vcc1\_3 within 0.7 V. Also, VSREF must power down after Vcc1\_3, or before Vcc1\_3 within 0.7 V

This signal represents the Power Good for all the non-CORE and non-graphics power rails.

Timing diagram for power-up sequence:

- DGPF\_PWR\_EN#** (Discrete only): Active-low pulse.
- 3D3V\_VGA\_S0** (Discrete only): Signal ramping up from 0V to 3.3V.
- #2D0A\_EN/#DM\_VGA** (Discrete only): Active-low pulse.
- VGA\_CORE#** (Discrete only): Active-low pulse.
- 1V\_VGA\_S0** (Discrete only): Signal ramping up from 0V to 1.0V.
- #03S\_PGOOD\_IV** (Discrete only): Active-low pulse.
- 1D8V\_VGA\_S0** (Discrete only): Signal ramping up from 0V to 1.8V.
- DGPF\_PWR\_OK** (Discrete only): Active-low pulse.
- 1D5V\_VGA\_S0** (Discrete only): Signal ramping up from 0V to 1.5V.

Timing parameters:

- $T_r > 0ms$  (Ramp time for 3D3V\_VGA\_S0)
- $T_d > 0ms$  (Delay for 1V\_VGA\_S0)
- $T_c > 0ms$  (Delay for 1D8V\_VGA\_S0)
- $T_d < 20ms$  (Delay for 1D5V\_VGA\_S0)

Annotations:

- PCH GPIO54 output** (green text)
- 3D3V\_VGA\_S0 above VT357 VIH** (green text)
- RT9035 PGOOD** (green text)
- VT357 PGOOD** (green text)

For power-down, reversing the ramp-up sequence is recommended.


red word: KBC GPIC



V5REF\_Sus must be powered up before VocSus3\_3, or after VocSus3\_3 within 0.7 V. Also, V5REF\_Sus must power down after VocSus3\_3, or before VocSus3\_3 within 0.7 V.


This signal represents the Power Good for all the sec-CORE and non-graphics power rails.





Power Up Sequence:  $-8 \sim 13$





Power Shape




<Core Design>






# PCH SMBus Block Diagram



<http://fagp.ru/>


# KBC SMBus Block Diagram






# Thermal Block Diagram

D  
C  
B  
A




# Audio Block Diagram





Version	Date	Page	Function	Change Item
A00	20101222	40	Power	Power/Brian: Change PR4047 to 174k ohm from 121k ohm. Change PR4035 to 300k from 49.9k. Change PR4031 to 150k from 0 ohm. Change PR4034 to 0 ohm pad. Stuff PQ4003. Change PR4036 to 0 ohm pad. Stuff PQ4004. Change PR4037 to 76.8k ohm from 49.9k ohm. Change PR4032 to 0 ohm pad.
A00	20101222	42	Power	Power/Brian: Change PU4201 to 74.01316.F33.
A00	20101224		EE	Change all of 0ohm to short pad at X-build stage: 0402: R1404 R1405 R1503 R1504 R5010~R5012 R1807 R2301 R2306 R2307 R2308 R2404 R2405 R2735 R2737 R2758 R2759 R2760 R3614 R3710 0603: R5803 R5804 R8507 Parallel resistor: RN1704 RN2010 RN2011 RN2012 RN2013 RN2014 RN2016 RN5117,RN5112,RN5113,RN5114,RN5115
A00	20101224		EE	Rename PRN3901 to PN3901. Rename PTC4101~PTC4103 to PT4101~PT4103. Rename PTC4502,PTC4509 to PT4502~PT4509. Rename PTC4601,PTC4602 to PT601~PT4602. Rename PTC4801 to PT4801. Rename LINEOUT1 to LOUT1. Rename PWRBTN1 to PWRBT1. Rename HALLSW1 to LID1.
A00	20101224	27	EE	Change R2724 to 47K from 33K.
A00	20101224	28	EE	If stuff P2800EA1 then must stuff R2803,R2804 C2805 but if stuff P28003B0 should be un-stuff.
A00	20101224	45,46	Power	Change PR4514,PR4607 to 0ohm short pad from 0402 and un-stuff PC4523 at X-Build stage.
A00	20101224	28	EE	If stuff P2800EA1 then must stuff R2803,R2804 C2805 but if stuff P28003B0 should be un-stuff.
A00	20101227	32,42,49 62,64,65 69,70	EE	Change R3210,R3211;PR4217~PR4220,PR4254;R4908,R4909,R4903,R4910,R4913~R4916, R4917,R4918;R6205;R6403,R6404;R6511;R6902;R7002 to 0R 0402 pad.
A00	20101228	23	EE	0402 0R pad: R2301.
A00	20101228	27,62,82	EE	VGA_THRM change to USB_PWR_EN.
A00	20101228	27	EE	Change R2756,R2763,R2766 to 0R short pad.
A00	20101228	28	EE	Un-stuff U2805 G709T1UF related circuit and R2812 then stuff R2805 at X-Build.
A00	20101229	71	EE	DB1 change to ZZ.00PAD.Y41(solder mask type) and keep un-stuff at X-Build stage.
A00	20101229	27,62,82	EE	Rename USB_PWR_EN to USB3_PWR_ON. Remove R6205,R620. Remove R2809 and R8210. Connect USB3_PWR_ON from KBC to IOBD1.61.
A00	20101230	41,46,65	EE	Change PR4119 to 0R short pad. Change PR4114 to 0R short pad. Follow the standard schematics: remove PR4615,PR4616. Change R6406,R6405 to 0R short pad. Change PR4116 to 0R0603 short pad. Change PR4106 to 0R0603 short pad. Change R6510 to 0R 0603 pad. Change PR4103,PR4104 to 0R0805 short pad.
A00	20101231	43	Power	Power/Brian: change PL4201 to 68.2415N.101 from 68.10110.10G.
A00	20101231	42,50,18 14,9,8	EE	Change PR4209,PR4212 to PN4201 10k array resistor. Change R5004,R5005 to RN5001 33 ohm array resistor. Merge R1804,R1806 to RN1804 22 ohm array resistor. Merge R1401,R1402 to RN1401 10k ohm array resistor. Merge R906,R907 to RN902 100 ohm array resistor. Merge R801,R802 to RN801 100 ohm array resistor.
A00	20110103	68,82	EE	Change R6801,R8201~R8203 to 1k.
A00	20110103	68,82	EE	Change R6801,R8201~R8203 to 1k.
A00	20110104	5	EE	merge R512,R514 to RN502 1k array resistor.
A00	20110104	8	EE	Swap VCC_CORE to RN801.4 and VCCSENSE to RN801.1.
A00	20110104	9	EE	Swap VCC_GFXCORE to RN902.1 and VCC_AXG_SENSE to RN902.4.
A00	20110104	14	EE	Change RN1401 to 0R short pad.
A00	20110104	15	EE	Change R1502 to 0R0402 short pad.
A00	20110104	17	EE	Merge RN1701,RN1706 to RN1703 2.2k array resistor.
A00	20110104	32,49,57 64	EE	Remove TR3201,TR4902,R5718,R5719,TR6401
A00	20110104	68,69	EE	Change R6804,R6806,R6808,R6810,R6906 to 620 ohm 5%.
A00	20110104	82	EE	Merge R8201~R8203 to RN8201 1k array resistor.
A00	20110107	68,69	EE	Change R6804,R6806,R6808,R6810,R6906 to 1k ohm 5%.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size  
A3

Document Number  
**Nirvana 13**

Rev  
**A00**

Date: Thursday, January 06, 2011

Sheet 103 of 103



[illegible]